Job Description This role is for individual technical contributor for physicals sign off methodology development and validation, including flow and tools. Candidate will be expected to drive and influence methodology for dummy fill and physical sign off flow like DRC, LVS , Density and Antenna checks. He/ She will be enabling and validation these flows […]
The post JOB: DFM, Layout And Physical Verification Engineer At Intel appeared first on Electronics For You.
View more at https://www.electronicsforu.com/career/job-dfm-layout-physical-verification-enginee-intel.
Credit- EFY. Published by Department of EEE, ADBU: tinyurl.com/eee-adbu
